



Taxa de Transferência de Dados (TTD) e Largura de Banda (LB)

LB = Largura de Dados x TTD =
 = Largura de Dados x Frequência x N.º Transf. por ciclo relógio (b/s)

Evolução do socket para as últimas 4 microarquitecturas Intel:

Processadores Extreme	Restantes Gamas de Processadores
Socket 1366	Socket 1156
Socket 2011	Socket 1155
Socket 2011-v3	Socket 1150
Socket 2066	Socket 1151

Tabela ASCII

[ENTER]	Espaço	0	...	9	A	...	Z	a	...	z
13	32	48	...	57	65	...	90	97	...	122
dH	20H	30H	...	39H	41H	...	5aH	61H	...	7aH

IEEE-754 (Precisão simples)

Sinal	Expoente	Mantissa
1 bit	8 bits	23 bits

Lei de Amdahl

$$T_{novo} = T_{anterior} * (Fracção_{não\ melhorada} + \frac{Fracção_{melhorada}}{Speedup_{fracção}})$$

$$Speedup_{global} = \frac{1}{Fracção_{não\ melhorada} + \frac{Fracção_{melhorada}}{Speedup_{fracção}}}$$

Assembler directives MIPS64

- .data - start of data segment
- .text - start of code segment
- .code - start of code segment (same as .text)
- .org <n> - start address
- .space <n> - leave n empty bytes
- .asciiz <s> - enters zero terminated ascii string
- .ascii <s> - enter ascii string
- .align <n> - align to n-byte boundary
- .word <n1>,<n2>.. - enters word(s) of data (64-bits)
- .byte <n1>,<n2>.. - enter bytes
- .word32 <n1>,<n2>.. - enters 32 bit number(s)
- .word16 <n1>,<n2>.. - enters 16 bit number(s)
- .double <n1>,<n2>.. - enters floating-point number(s)

Memory Mapped I/O area WinMIPS64

CONTROL: .word32 0x10000

DATA: .word32 0x10008

Set CONTROL = 1, Set DATA to Unsigned Integer to be output

Set CONTROL = 2, Set DATA to Signed Integer to be output

Set CONTROL = 3, Set DATA to Floating Point to be output

Set CONTROL = 4, Set DATA to address of string to be output

Set CONTROL = 5, RGB colour output

Set CONTROL = 6, Clears the terminal screen

Set CONTROL = 7, Clears the graphics screen

Set CONTROL = 8, read the DATA from the keyboard

(either an integer or a floating-point)

Set CONTROL = 9, read one byte from DATA, no character echo.

Instruções MIPS64

add.d freg,freg,freg	- add floating-point	j imm	- jump to address
and reg,reg,reg	- logical and	jal imm	- jump and link to address (call subroutine)
andi reg,reg,imm	- logical and immediate	jalr reg	- jump and link to address in register
bc1f imm	- branch to address if FP flag is FALSE	jr reg	- jump to address in register
bc1t imm	- branch to address if FP flag is TRUE	l.d freg,imm(reg)	- load 64-bit floating-point
beq reg,reg,imm	- branch if pair of registers are equal	lb reg,imm(reg)	- load byte
beqz reg,imm	- branch if register is equal to zero	lbu reg,imm(reg)	- load byte unsigned
bne reg,reg,imm	- branch if pair of registers are not equal	ld reg,imm(reg)	- load 64-bit double-word
bnez reg,imm	- branch if register is not equal to zero	lh reg,imm(reg)	- load 16-bit half-word
c.eq.d freg,freg	- set FP flag if equal to	lhu reg,imm(reg)	- load 16-bit half word unsigned
c.le.d freg,freg	- set FP flag if less than or equal to	lui reg,imm	- load upper half of register immediate
c.lt.d freg,freg	- set FP flag if less than	lw reg,imm(reg)	- load 32-bit word
cvt.d.l freg,freg	- convert 64-bit integer to a double FP format	lwu reg,imm(reg)	- load 32-bit word unsigned
cvt.l.d freg,freg	- convert double FP to a 64-bit integer format	mfc1 reg,freg	- move data from FP register to integer register
dadd reg,reg,reg	- add integers	mov.d freg,freg	- move floating-point
daddi reg,reg,imm	- add immediate	movn reg,reg,reg	- move if register not equal to zero
daddu reg,reg,reg	- add integers unsigned	movz reg,reg,reg	- move if register equals zero
daddui reg,reg,imm	- add immediate unsigned	mtc1 reg,freg	- move data from integer register to FP register
ddiv reg,reg,reg	- signed integer division	mul.d freg,freg,freg	- multiply floating-point
ddivu reg,reg,reg	- unsigned integer division	nop	- no operation
div.d freg,freg,freg	- divide floating-point	or reg,reg,reg	- logical or
dmul reg,reg,reg	- signed integer multiplication	ori reg,reg,imm	- logical or immediate
dmulu reg,reg,reg	- unsigned integer multiplication	s.d freg,imm(reg)	- store 64-bit floating-point
dsll reg,reg,imm	- shift left logical	sb reg,imm(reg)	- store byte
dsllv reg,reg,reg	- shift left logical by variable amount	sd reg,imm(reg)	- store 64-bit double-word
dsra reg,reg,imm	- shift right arithmetic	sh reg,imm(reg)	- store 16-bit half-word
dsrav reg,reg,reg	- shift right arithmetic by variable amount	slt reg,reg,reg	- set if less than
dsrl reg,reg,imm	- shift right logical	slti reg,reg,imm	- set if less than immediate
dsrlv reg,reg,reg	- shift right logical by variable amount	sltiu reg,reg,imm	- set if less than immediate unsigned
dsub reg,reg,reg	- subtract integers	sltu reg,reg,reg	- set if less than unsigned
dsubu reg,reg,reg	- subtract integers unsigned	sub.d freg,freg,freg	- subtract floating-point
halt	- stops the program	sw reg,imm(reg)	- store 32-bit word
		xor reg,reg,reg	- logical xor
		xori reg,reg,imm	- exclusive or immediate